Topic 5: The Memory Hierarchy
Part B: Address Translation

These slides are mostly taken verbatim, or with minor changes, from those prepared by
Mary Jane Irwin (www.cse.psu.edu/~mji)
of The Pennsylvania State University

[Adapted from Computer Organization and Design, 4th Edition,
Patterson & Hennessy, © 2008, MK]
Key to the Slides

- The source of each slide is coded in the footer on the right side:
  - **Irwin CSE331**: slide by Mary Jane Irwin from the course CSE331 (Computer Organization and Design) at Pennsylvania State University.
  - **Irwin CSE431**: slide by Mary Jane Irwin from the course CSE431 (Computer Architecture) at Pennsylvania State University.
  - **Hegner UU**: slide by Stephen J. Hegner at Umeå University.
Review: Major Components of a Computer

Processor
- Control
- Datapath

Memory

Devices
- Input
- Output

Cache
- Main Memory
- Secondary Memory (Disk)
How is the Hierarchy Managed?

- registers ↔ memory
  - by compiler (programmer?)

- cache ↔ main memory
  - by the cache controller hardware

- main memory ↔ disks
  - by the operating system (virtual memory)
  - virtual to physical address mapping assisted by the hardware (TLB)
  - by the programmer (files)
Review: The Memory Hierarchy

- Take advantage of the principle of locality to present the user with as much memory as is available in the cheapest technology at the speed offered by the fastest technology.
Virtual Memory

- Use main memory as a “cache” for secondary memory
  - Allows efficient and safe sharing of memory among multiple programs
  - Provides the ability to easily run programs larger than the size of physical memory
  - Simplifies loading a program for execution by providing for code relocation (i.e., the code can be loaded anywhere in main memory)

- What makes it work? – again the Principle of Locality
  - A program is likely to access a relatively small portion of its address space during any period of time

- Each program is compiled into its own address space – a “virtual” address space
  - During run-time each virtual address must be translated to a physical address (an address in main memory)
Two Programs Sharing Physical Memory

- A program’s address space is divided into pages (all one fixed size) or segments (variable sizes)

  - The starting location of each page (either in main memory or in secondary memory) is contained in the program’s page table

![Diagram of two programs sharing physical memory]
Address Translation

- A virtual address is translated to a physical address by a combination of hardware and software.

Virtual Address (VA)

<table>
<thead>
<tr>
<th>31 30 . . . 12 11 . . . 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Virtual page number</td>
</tr>
<tr>
<td>Page offset</td>
</tr>
</tbody>
</table>

Translation

Physical Address (PA)

<table>
<thead>
<tr>
<th>29 . . . 12 11 . . . 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Physical page number</td>
</tr>
<tr>
<td>Page offset</td>
</tr>
</tbody>
</table>

- So each memory request first requires an address translation from the virtual space to the physical space.
  - A virtual memory miss (i.e., when the page is not in physical memory) is called a page fault.
Address Translation Mechanisms

Virtual page #  Offset

Physical page #  Offset

Page table register

Page Table (in main memory)

Main memory

Disk storage
Virtual Addressing with a Cache

- Thus it takes an extra memory access to translate a VA to a PA

This makes memory (cache) accesses very expensive (if every access was really two accesses)

- The hardware fix is to use a Translation Lookaside Buffer (TLB) – a small cache that keeps track of recently used address mappings to avoid having to do a page table lookup
Making Address Translation Fast

Virtual page #

Physical page base addr

Tag

TLB

Page table register

Page Table (in physical memory)

V

Physical page base addr

1

1

1

1

0

1

1

0

1

0

Main memory

Disk storage
Translation Lookaside Buffers (TLBs)

- Just like any other cache, the TLB can be organized as fully associative, set associative, or direct mapped.

<table>
<thead>
<tr>
<th>V</th>
<th>Virtual Page #</th>
<th>Physical Page #</th>
<th>Dirty</th>
<th>Ref</th>
<th>Access</th>
</tr>
</thead>
</table>

- TLB access time is typically smaller than cache access time (because TLBs are much smaller than caches).
  - TLBs are typically not more than 512 entries even on high end machines.
A TLB in the Memory Hierarchy

- A TLB miss – is it a page fault or merely a TLB miss?
  - If the page is present in main memory, then the TLB miss can be handled (in hardware or software) by loading the translation information from the page table into the TLB
    - Takes 10’s of cycles to find and load the translation info into the TLB
  - If the page is not in main memory, then it’s a true page fault
    - Takes 1,000,000’s of cycles to service a page fault
- TLB misses are much more frequent than true page faults
## TLB Event Combinations

<table>
<thead>
<tr>
<th>TLB</th>
<th>Page Table</th>
<th>Cache</th>
<th>Possible? Under what circumstances?</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hit</td>
<td>Hit</td>
<td>Hit</td>
<td>Yes – what we want!</td>
</tr>
<tr>
<td>Hit</td>
<td>Hit</td>
<td>Miss</td>
<td>Yes – although the page table is not checked if the TLB hits</td>
</tr>
<tr>
<td>Miss</td>
<td>Hit</td>
<td>Hit</td>
<td>Yes – TLB miss, PA in page table</td>
</tr>
<tr>
<td>Miss</td>
<td>Hit</td>
<td>Miss</td>
<td>Yes – TLB miss, PA in page table, but data not in cache</td>
</tr>
<tr>
<td>Miss</td>
<td>Miss</td>
<td>Miss</td>
<td>Yes – page fault</td>
</tr>
<tr>
<td>Hit</td>
<td>Miss</td>
<td>Miss/Hit</td>
<td>Impossible – TLB translation not possible if page is not present in memory</td>
</tr>
<tr>
<td>Miss</td>
<td>Miss</td>
<td>Hit</td>
<td>Impossible – data not allowed in cache if page is not in memory</td>
</tr>
</tbody>
</table>
Handling a TLB Miss

- Consider a TLB miss for a page that is present in memory (i.e., the Valid bit in the page table is set)
  - A TLB miss (or a page fault exception) must be asserted by the end of the same clock cycle that the memory access occurs so that the next clock cycle will begin exception processing

<table>
<thead>
<tr>
<th>Register</th>
<th>CP0 Reg #</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EPC</td>
<td>14</td>
<td>Where to restart after exception</td>
</tr>
<tr>
<td>Cause</td>
<td>13</td>
<td>Cause of exception</td>
</tr>
<tr>
<td>BadVAddr</td>
<td>8</td>
<td>Address that caused exception</td>
</tr>
<tr>
<td>Index</td>
<td>0</td>
<td>Location in TLB to be read/written</td>
</tr>
<tr>
<td>Random</td>
<td>1</td>
<td>Pseudorandom location in TLB</td>
</tr>
<tr>
<td>EntryLo</td>
<td>2</td>
<td>Physical page address and flags</td>
</tr>
<tr>
<td>EntryHi</td>
<td>10</td>
<td>Virtual page address</td>
</tr>
<tr>
<td>Context</td>
<td>4</td>
<td>Page table address &amp; page number</td>
</tr>
</tbody>
</table>
A MIPS Software TLB Miss Handler

- When a TLB miss occurs, the hardware saves the address that caused the miss in `BadVAddr` and transfers control to `8000 0000_{\text{hex}}`, the location of the TLB miss handler.

\[
\text{TLBmiss:} \quad \# \text{PTE = page table entry}
\]
\[
\text{mfc0} \quad \$k1, \text{Context} \quad \# \text{copy addr of PTE into } \$k1
\]
\[
\text{lw} \quad \$k1, 0(\$k1) \quad \# \text{put PTE into } \$k1
\]
\[
\text{mtc0} \quad \$k1, \text{EntryLo} \quad \# \text{put PTE into EntryLo}
\]
\[
\text{tlbwr} \quad \# \text{put EntryLo into TLB}
\]
\[
\text{eret} \quad \# \text{return from exception}
\]

- `tlbwr` **copies from** `EntryLo` into the TLB entry selected by the control register `Random`.

- A TLB miss takes about a dozen clock cycles to handle.
## Some Virtual Memory Design Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Paged VM</th>
<th>TLBs</th>
</tr>
</thead>
<tbody>
<tr>
<td>Total size</td>
<td>16,000 to 250,000 words</td>
<td>16 to 512 entries</td>
</tr>
<tr>
<td>Total size (KB)</td>
<td>250,000 to 1,000,000,000</td>
<td>0.25 to 16</td>
</tr>
<tr>
<td>Block size (B)</td>
<td>4000 to 64,000</td>
<td>4 to 8</td>
</tr>
<tr>
<td>Hit time</td>
<td></td>
<td>0.5 to 1 clock cycle</td>
</tr>
<tr>
<td>Miss penalty (clocks)</td>
<td>10,000,000 to 1,000,000,000</td>
<td>10 to 100</td>
</tr>
<tr>
<td>Miss rates</td>
<td>0.00001% to 0.0001%</td>
<td>0.01% to 1%</td>
</tr>
</tbody>
</table>
# Two Machines’ TLB Parameters

<table>
<thead>
<tr>
<th></th>
<th><strong>Intel Nehalem</strong></th>
<th><strong>AMD Barcelona</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Address sizes</strong></td>
<td>48 bits (vir); 44 bits (phy)</td>
<td>48 bits (vir); 48 bits (phy)</td>
</tr>
<tr>
<td><strong>Page size</strong></td>
<td>4KB</td>
<td>4KB</td>
</tr>
<tr>
<td><strong>TLB organization</strong></td>
<td>L1 TLB for instructions and L1 TLB for data per core; both are 4-way set assoc.; LRU</td>
<td>L1 TLB for instructions and L1 TLB for data per core; both are fully assoc.; LRU</td>
</tr>
<tr>
<td></td>
<td>L1 ITLB has 128 entries, L2 DTLB has 64 entries</td>
<td>L1 ITLB and DTLB each have 48 entries</td>
</tr>
<tr>
<td></td>
<td>L2 TLB (unified) is 4-way set assoc.; LRU</td>
<td>L2 TLB for instructions and L2 TLB for data per core; each are 4-way set assoc.; round robin LRU</td>
</tr>
<tr>
<td></td>
<td>L2 TLB has 512 entries</td>
<td>Both L2 TLBs have 512 entries</td>
</tr>
<tr>
<td></td>
<td>TLB misses handled in hardware</td>
<td>TLB misses handled in hardware</td>
</tr>
</tbody>
</table>
Why Not a Virtually Addressed Cache?

- A virtually addressed cache would only require address translation on cache misses

![Diagram of address translation]

...but...

- Two programs which are sharing data will have two different virtual addresses for the same physical address – **aliasing** – so have two copies of the shared data in the cache and two entries in the TBL which would lead to coherence issues
  - Must update all cache entries with the same physical address or the memory becomes inconsistent
Reducing Translation Time

- Can **overlap** the cache access with the TLB access
  - Works when the high order bits of the VA are used to access the TLB while the low order bits are used as index into cache
The Hardware/Software Boundary

- What parts of the virtual to physical address translation is done by or assisted by the hardware?
  - Translation Lookaside Buffer (TLB) that caches the recent translations
    - TLB access time is part of the cache hit time
    - May allot an extra stage in the pipeline for TLB access
  - Page table storage, fault detection and updating
    - Page faults result in interrupts (precise) that are then handled by the OS
    - Hardware must support (i.e., update appropriately) Dirty and Reference bits (e.g., ~LRU) in the Page Tables
  - Disk placement
    - Bootstrap (e.g., out of disk sector 0) so the system can service a limited number of page faults before the OS is even loaded
4 Questions for the Memory Hierarchy

- Q1: Where can an entry be placed in the upper level? *(Entry placement)*

- Q2: How is an entry found if it is in the upper level? *(Entry identification)*

- Q3: Which entry should be replaced on a miss? *(Entry replacement)*

- Q4: What happens on a write? *(Write strategy)*
Q1\&Q2: Where can an entry be placed/found?

<table>
<thead>
<tr>
<th></th>
<th># of sets</th>
<th>Entries per set</th>
</tr>
</thead>
<tbody>
<tr>
<td>Direct mapped</td>
<td># of entries</td>
<td>1</td>
</tr>
<tr>
<td>Set associative</td>
<td>(# of entries)/ associativity</td>
<td>Associativity (typically 2 to 16)</td>
</tr>
<tr>
<td>Fully associative</td>
<td>1</td>
<td># of entries</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>Location method</th>
<th># of comparisons</th>
</tr>
</thead>
<tbody>
<tr>
<td>Direct mapped</td>
<td>Index</td>
<td>1</td>
</tr>
<tr>
<td>Set associative</td>
<td>Index the set; compare set’s tags</td>
<td>Degree of associativity</td>
</tr>
<tr>
<td>Fully associative</td>
<td>Compare all entries’ tags</td>
<td># of entries</td>
</tr>
<tr>
<td></td>
<td>Separate lookup (page) table</td>
<td>0</td>
</tr>
</tbody>
</table>
Q3: Which entry should be replaced on a miss?

- Easy for direct mapped – only one choice
- Set associative or fully associative
  - Random
  - LRU (Least Recently Used)

- For a 2-way set associative, random replacement has a miss rate about 1.1 times higher than LRU
- LRU is too costly to implement for high levels of associativity (> 4-way) since tracking the usage information is costly
Q4: What happens on a write?

- **Write-through** – The information is written to the entry in the current memory level and to the entry in the next level of the memory hierarchy
  - Always combined with a write buffer so write waits to next level memory can be eliminated (as long as the write buffer doesn’t fill)

- **Write-back** – The information is written only to the entry in the current memory level. The modified entry is written to next level of memory only when it is replaced.
  - Need a dirty bit to keep track of whether the entry is clean or dirty
  - Virtual memory systems always use write-back of dirty pages to disk

**Pros and cons of each?**

- Write-through: read misses don’t result in writes (so are simpler and cheaper), easier to implement
- Write-back: writes run at the speed of the cache; repeated writes require only one write to lower level
Summary

- The Principle of Locality:
  - Program likely to access a relatively small portion of the address space at any instant of time.
    - Temporal Locality: Locality in Time
    - Spatial Locality: Locality in Space

- Caches, TLBs, Virtual Memory all understood by examining how they deal with the four questions
  1. Where can entry be placed?
  2. How is entry found?
  3. What entry is replaced on miss?
  4. How are writes handled?

- Page tables map virtual address to physical address
  - TLBs are important for fast translation