Parallel two-stage reduction to Hessenberg form using shared memory

Lars Karlsson and Bo Kågström

UMINF 10.14

UMEÅ UNIVERSITY
DEPARTMENT OF COMPUTING SCIENCE
SE-901 87 UMEÅ
Sweden
Parallel two-stage reduction to Hessenberg form
using shared memory

L. Karlsson\textsuperscript{a}, B. Kågström\textsuperscript{a}

\textsuperscript{a}Department of Computing Science and HPC2N, Umeå University, SE-901 87, Umeå, Sweden

Abstract

We consider parallel reduction of a real matrix to Hessenberg form using orthogonal transformations. Standard Hessenberg reduction algorithms reduce the columns of the matrix from left to right in either a blocked or unblocked fashion. However, the standard blocked variant performs 20\% of the computations as large matrix–vector multiplications. We show that a two-stage approach consisting of an intermediate reduction to \(r\)-Hessenberg form speeds up the reduction by avoiding matrix–vector multiplications. We describe and evaluate a new high-performance implementation of the two-stage approach that attains significant speedups over the one-stage approach on a dual quad-core machine. The key components are a dynamically scheduled implementation of the first stage and a blocked adaptively load-balanced implementation of the second stage.

Keywords: Hessenberg reduction, blocked algorithm, parallel computing, dynamic scheduling, high performance, multicore, memory hierarchies

1. Introduction

The Hessenberg decomposition \(A = QHQ^T\) of a square matrix \(A \in \mathbb{R}^{n \times n}\), where \(H \in \mathbb{R}^{n \times n}\) is an upper Hessenberg matrix and \(Q \in \mathbb{R}^{n \times n}\) is orthogonal, has many applications in numerical linear algebra [1]. Our focus is on large-scale applications that require blocked and parallel algorithms. For example, the Hessenberg QR algorithm, which computes a Schur form, takes as input a matrix in Hessenberg form [2]. Other examples include solvers for dense Sylvester-type matrix equations, which typically simplify the coefficient matrices to Schur and/or Hessenberg form [3, 4]. A third application is the solution of linear systems \((A - \sigma I)x = b\) for many shifts \(\sigma\). By first reducing \(A\) to Hessenberg form, each system can be solved with only \(O(n^2)\) flops.

The aim of this paper is to describe and evaluate a new efficient Hessenberg reduction algorithm for shared-memory machines. The implementation assumes nearly uniform memory access, but the underlying algorithmic ideas are also applicable to machines with a strong NUMA component or distributed memory. The proposed algorithm consists of two stages, whereas the conventional approach goes directly to Hessenberg form. The first stage reduces a dense matrix to \(r\)-Hessenberg form, i.e., such that \(A(i, j) = 0\) if \(i > j + r\).
The second stage completes the Hessenberg reduction with a bulge-chasing procedure that annihilates the \( r - 1 \) unwanted nonzero subdiagonals from the \( r \)-Hessenberg matrix.

The idea to do reduction in two stages is not new. Two-stage algorithms are effective for both symmetric band reduction [5] and Hessenberg-triangular reduction [6, 7].

The rest of the paper is organized as follows. We recall the conventional unblocked and blocked Hessenberg reduction algorithms in Section 2. We discuss some pros and cons of the two-stage approach in Section 3. We describe a new implementation of the first stage in Section 4. We outline the authors’ recently published implementation of the second stage [8] in Section 5. We evaluate the performance of the two stages, both in isolation and combined, in Section 6. Finally, we summarize our findings and briefly review some related work in Section 7.

2. One-stage Hessenberg reduction

In both the blocked and the unblocked standard algorithms, the matrix is reduced from left to right using one Householder reflection per column. We recall the unblocked variant in Section 2.1 and the blocked variant in Section 2.2. They form the basis of several high-performance implementations of the Hessenberg reduction, e.g., see [9, 10].

2.1. Unblocked one-stage Hessenberg reduction

Algorithm 1 is a reformulation of the standard unblocked Hessenberg reduction algorithm. The \( j \)-loop iterates over the columns of the matrix and reduces them from left to right. A Householder reflection \( Q_j \) of order \( n - j \) is constructed on line 2. A similarity transformation derived from \( Q_j \) is immediately applied to the matrix on lines 3–4. The input matrix \( A \) is reduced to Hessenberg form after \( n - 2 \) iterations.

Algorithm 1 Unblocked one-stage Hessenberg reduction. Given a dense matrix \( A \in \mathbb{R}^{n \times n} \), this algorithm overwrites \( A \) with \( H = Q^T A Q \), where \( H \in \mathbb{R}^{n \times n} \) is in upper Hessenberg form and \( Q \in \mathbb{R}^{n \times n} \) is orthogonal.

1: for \( j = 1:n - 2 \) do
2: \( A_j = \) Reduce \( A_j = A(j + 1:n,j) \) with a Householder reflection \( Q_j = I - \tau v v^T \)
3: \( A(j + 1:n,j:n) = Q_j^T \cdot A(j + 1:n,j:n) \)
4: \( A(1:n,j + 1:n) = A(1:n,j + 1:n) \cdot Q_j \)
5: end for

The flop count of Algorithm 1 is \( \frac{10}{3} n^3 \) plus lower order terms. Due to the special structure of a Householder reflection, its multiplication with a vector of length \( n \) requires only \( 4n \) flops compared to \( 2n^2 \) flops for a dense matrix–vector multiplication. Approximately 60% of the flops are associated with updates on the right-hand side (line 4), and the remaining 40% are associated with updates on the left-hand side (line 3).

The performance of Algorithm 1 is limited on large matrices due to its exclusive use of matrix–vector multiplications. However, it is competitive for small matrices since it uses the least amount of flops of all the Hessenberg reduction algorithms that we discuss in this paper.
2.2. Blocked one-stage Hessenberg reduction

Most of the performance issues of Algorithm 1 are averted by applying the compact WY representation \cite{11} as described in \cite{9, 12}. Algorithm 2 states the resulting blocked algorithm. A benefit of using the compact WY representation is that 80% of the flops get associated with matrix–matrix multiplications. However, the remaining 20% flops remain as matrix–vector multiplications.

**Algorithm 2** Blocked one-stage Hessenberg reduction. Given a dense matrix $A \in \mathbb{R}^{n \times n}$, this algorithm overwrites $A$ with $H = Q^T AQ$, where $H \in \mathbb{R}^{n \times n}$ is in upper Hessenberg form and $Q \in \mathbb{R}^{n \times n}$ is orthogonal. The block size is $b$.

1: for $j_1 = 1 : b : n - 2$ do
2: \hspace{1em} $b = \min \{b, n - j_1 - 1\}$
3: \hspace{1em} $i_1 = 1 ; i_2 = j_1 + 1 : n$ ; $i_3 = j_1 + b : n$
4: \hspace{1em} Set $Y \in \mathbb{R}^{n \times b}$, $V \in \mathbb{R}^{n \times b}$, and $T \in \mathbb{R}^{b \times b}$ to zero.
5: for $j = j_1 : j_1 + b - 1$ do
6: \hspace{2em} $i_4 = j + 1 : n$ ; $i_5 = 1 ; j - j_1$
7: \hspace{2em} $A(i_2, j) = A(i_2, j) - Y(i_2, i_5) \cdot V(j, i_5)^T$
8: \hspace{2em} $A(i_2, j) = (I - V(i_2, i_5) \cdot T(i_5, i_5)^T \cdot V(i_2, i_5))^T \cdot A(i_2, j)$
9: \hspace{2em} Reduce $A(i_4, j)$ with a Householder reflection $I - \tau vv^T$
10: \hspace{2em} $V(i_4, j - j_1 + 1) = v$ ; $T(j - j_1 + 1, j - j_1 + 1) = \tau$
11: \hspace{2em} $T(i_5, j - j_1 + 1) = \tau \cdot V(i_5, i_5)^T - v$
12: \hspace{2em} $Y(i_2, j - j_1 + 1) = \tau \cdot A(i_2, i_4) \cdot v - Y(i_2, i_5) \cdot T(i_5, j - j_1 + 1)$
13: \hspace{2em} $T(i_5, j - j_1 + 1) = -T(i_5, i_5) \cdot T(i_5, j - j_1 + 1)$
14: end for
15: $Y(i_1, :)$ = $A(i_1, i_2) \cdot V(i_2, :)$
16: $A(i_1, i_2) = A(i_1, i_2) - Y(i_1, :) \cdot V(i_2, :)^T$
17: $A(i_2, i_3) = A(i_2, i_3) - Y(i_2, :) \cdot V(i_3, :)^T$
18: $A(i_2, i_3) = (I - V(i_2, :) \cdot T \cdot V(i_3, :)^T)^T \cdot A(i_2, i_3)$
19: end for

Algorithm 2 applies a sequence of orthogonal similarity transformations

$$A \leftarrow (I - VTV^T)^T A (I - VTV^T)$$

(1)

that eventually produces a matrix in upper Hessenberg form. The purpose of the inner loop (lines 5–14) is to construct a compact WY representation $I - VTV^T$ such that (1) reduces columns $j_1 : j_1 + b - 1$. The inner loop also computes the lower part of the matrix $Y = AVT$. The statements 15–18 in the outer loop completes the computation of $Y$ and also updates the matrix $A$ via

$$A \leftarrow (I - VTV^T)^T (A - YV^T).$$

(2)

The formulas that are used in the inner loop to compute the upper triangular matrix $T$ are derived from a special case of equation (3), which expresses the product of two compact WY representations as a new one:

$$(I - V_1 T_1 V_1^T)(I - V_2 T_2 V_2^T) = I - \begin{bmatrix} V_1 & V_2 \end{bmatrix} \begin{bmatrix} T_1 & -T_1 V_1^T V_2 T_2 \n T_2 \end{bmatrix} \begin{bmatrix} V_1 & V_2 \end{bmatrix}^T.$$  

(3)
The lower part of the matrix $Y$ is computed using the formula

$$Y = \begin{bmatrix} Y_1 & Y_2 \end{bmatrix} = AVT = A \begin{bmatrix} V_1 & V_2 \end{bmatrix} \begin{bmatrix} T_1 & -T_1V_1^TV_2T_2 \\ 0 & T_2 \end{bmatrix} = \begin{bmatrix} AV_1T_1 & AV_2T_2 - AV_1T_1V_1^TV_2T_2 \\ Y_1 & AV_2T_2 - Y_1V_1^TV_2T_2 \end{bmatrix}. \tag{4}$$

Since the expression $V_1^TV_2T_2$ appears in both (3) and (4), it is computed only once by Algorithm 2.

The flop count is similar to that of Algorithm 1 if we neglect lower order terms. However, the overhead of the blocked algorithm grows proportionally to $b^3$. The leading term of the flop count can be broken down into five primary contributions as follows.

Line 12: $\frac{2}{3}n^3$ (20%), line 15: $\frac{1}{3}n^3$ (10%), line 16: $\frac{1}{3}n^3$ (10%), line 17: $\frac{2}{3}n^3$ (20%), and line 18: $\frac{4}{3}n^3$ (40%).

3. Two-stage Hessenberg reduction

Recall that the two-stage approach first reduces the matrix to $r$-Hessenberg form and then to upper Hessenberg form. The free parameter $r$ can be chosen to maximize performance. As is explained in the coming sections, the performance of the first stage increases with $r$, whereas the performance of the second stage decreases with $r$. This trade-off leads to the conclusion that a modest $r$-value gives the best performance when the two stages are combined.

The one-stage approach requires $\frac{10}{3}n^3$ flops to compute $H$ and an additional $\frac{4}{3}n^3$ flops to accumulate $Q$. The two-stage approach requires $\frac{10}{3}n^3$ flops for the first stage alone, and $2n^3$ flops for the second stage. Accumulation of the reflections from the first stage requires $\frac{4}{3}n^3$ flops, and the reflections from the second stage add $2n^3$ flops on top of that. In summary, the two-stage approach consumes 60% more flops than the one-stage approach when computing $H$, and it consumes 86% more flops when $Q$ is also explicitly computed.

4. Stage 1: reduction from dense to $r$-Hessenberg form

It is straightforward to modify Algorithm 2 to produce an $r$-Hessenberg form using two levels of blocking. The inner block size is determined by the number of subdiagonals $r$. The outer block size $b$, however, does not influence the second stage and can hence be tuned independently. Two levels of blocking are necessary since $r$ is relatively small.

4.1. Algorithm

Algorithm 3 generalizes Algorithm 2 to produce an $r$-Hessenberg form. In each iteration of the inner loop, Algorithm 3 reduces $r$ columns by a recursive QR factorization [13, 14] (line 10). The matrix–vector multiplications $Av$ in Algorithm 1 correspond to matrix–matrix multiplications $AV$, where $V$ has $r$ columns, in Algorithm 2.

A sequential implementation of Algorithm 3 that is linked to a multithreaded BLAS library would have suboptimal performance since many operations are small and hence
Algorithm 3 Blocked reduction to r-Hessenberg form. Given a dense matrix $A \in \mathbb{R}^{n \times n}$, this algorithm overwrites $A$ with $H = Q^T AQ$, where $H \in \mathbb{R}^{n \times n}$ is in upper $r$-Hessenberg form and $Q \in \mathbb{R}^{n \times n}$ is orthogonal. The outer block size is $b$.

1: for $j_1 = 1 : b \cdot n - r - 1$ do
2: \hspace{0.5em} $b = \min\{b, n - r - j_1\}$
3: \hspace{1em} Set $Y \in \mathbb{R}^{n \times b}$, $V \in \mathbb{R}^{n \times b}$, and $T \in \mathbb{R}^{b \times b}$ to zero
4: \hspace{1em} $i_1 = 1 : j_1 + r - 1$; \hspace{0.5em} $i_2 = j_1 + r : n$; \hspace{0.5em} $i_3 = j_1 + b : n$
5: \hspace{1.5em} % Task $T_1$ (lines 5–15)
6: \hspace{2em} for $j_2 = j_1 : r$ do $j_3 = b - 1$ do
7: \hspace{3em} $i_4 = j_2 + r : n$; \hspace{0.5em} $i_5 = 1 : j_2 - j_1$; \hspace{0.5em} $i_6 = j_2 - j_1 + 1 : j_2 + \hat{r} - j_1$; \hspace{0.5em} $i_7 = j_2 : j_2 + \hat{r} - 1$
8: \hspace{4em} % Task $T_{1,1}$ (lines 8–12)
9: \hspace{5em} $A(i_2, i_7) = A(i_2, i_7) - Y(i_2, i_5) \cdot V(i_7, i_3)^T$
10: \hspace{5em} $A(i_2, i_7) = (I - V(i_2, i_3) \cdot T(i_5, i_3) \cdot V(i_2, i_3)^T)^T \cdot A(i_2, i_7)$
11: \hspace{5em} Reduce $A(i_4, i_7)$ with the QR-factorization $A(i_4, i_7) = (I - V \hat{V}^T)^R$
12: \hspace{5em} $V(i_4, i_7) = \hat{V}$; \hspace{0.5em} $T(i_4, i_7) = \hat{T}$
13: \hspace{5em} $T(i_5, i_6) = V(i_4, i_7)^T \cdot V(i_4, i_5) \cdot T(i_4, i_6)$
14: \hspace{5em} % Task $T_{1,2}$ (line 13)
15: \hspace{6em} $Y(i_2, i_6) = A(i_2, i_6) \cdot V(i_4, i_6) \cdot T(i_5, i_6) - Y(i_2, i_5) \cdot T(i_5, i_6)$
16: \hspace{6em} % Task $T_{1,3}$ (line 14)
17: \hspace{7em} $T(i_5, i_6) = -T(i_5, i_7) \cdot T(i_5, i_6)$
18: \hspace{5em} % end for
19: \hspace{1em} % Task $T_2$ (line 16)
20: \hspace{1em} % Task $T_3$ (line 17)
21: \hspace{2em} $Y(i_1, :) = A(i_1, i_2) \cdot V(i_2, :) \cdot T$
22: \hspace{2em} % Task $T_4$ (lines 18–19)
23: \hspace{3em} $A(i_1, i_2) = A(i_1, i_2) - Y(i_1, :) \cdot V(i_2, :)^T$
24: \hspace{3em} % Task $T_5$ (lines 18–19)
25: \hspace{4em} $A(i_1, i_3) = A(i_1, i_3) - Y(i_1, :) \cdot V(i_3, :)^T$
26: \hspace{4em} $A(i_1, i_3) = (I - V(i_2, :) \cdot T \cdot V(i_2, :)^T)^T \cdot A(i_1, i_3)$
27: end for
do not parallelize well. One consequence is a substantial overhead due to idle processors/cores.

Our implementation of Algorithm 3 relies on dynamic scheduling of coarse-grained tasks that call sequential BLAS. The scheduler tries to overlap the sequential bottlenecks, e.g., the QR factorization, with delayed updates, e.g., lines 16–17.

The distribution of flops in Algorithm 3 is essentially the same as in Algorithm 2. In particular, the delayable updates on lines 16–17 account for 20% of the flops.

4.2. Tasks, atoms, and constraints

The comments in Algorithm 3 define four tasks within the outer loop, namely, tasks $T_1$, $T_2$, $T_3$, and $T_4$. There is one instance of each task per iteration of the outer loop. We let $T_a(i)$, where $a \in \{1, 2, 3, 4\}$, denote the $i$-th instance of task $T_a$.

Precedence constraints are expressed using “≺”. For example, $T_a(i) ≺ T_b(j)$ means that the instance $T_a(i)$ must complete before the instance $T_b(j)$ is allowed to start. Our implementation imposes the following constraints, which are also illustrated in Figure 1 (left).

1. $T_1(i) ≺ T_2(i)$. Instance $T_1(i)$ must complete the computation of $V$ and $T$ before instance $T_2(i)$ can use them.
2. $T_1(i) ≺ T_4(i)$. Instance $T_1(i)$ must complete the computation of $Y$, $V$, and $T$ before instance $T_4(i)$ can use them.
3. $T_2(i) ≺ T_3(i)$. Instance $T_2(i)$ must complete the computation of $Y$ before instance $T_3(i)$ can use it.
4. $T_i(i) ≺ T_1(i + 1)$. Instance $T_i(i)$ must complete the updates of the trailing matrix before instance $T_1(i + 1)$ can use it.
5. $T_3(i) ≺ T_2(i + 1)$. Instance $T_3(i)$ must complete its use of the buffer for $Y$ before instance $T_2(i + 1)$ overwrites it.
6. $T_3(i) ≺ T_1(i + 2)$. Instance $T_3(i)$ must complete its use of one of the two buffers for $T$ before instance $T_1(i + 2)$ overwrites it.

Constraints 1–4 are direct consequences of the data flow of the algorithm. Constraint 5 is a result of the use of a single buffer for $Y$. Constraint 6 is a result of the use of double...
Figure 2: Decomposition of tasks into atoms. The granularity (fine to large) of the atoms are illustrated by discs of different size. Since the tasks $T_{1.1}$ and $T_{1.3}$ are sequential, each of them contains a single disc only.

buffers for $T$. Instance $T_1(i+1)$ can be overlapped with the updates represented by the two instances $T_2(i)$ and $T_3(i)$.

The inner loop, i.e., task $T_1$, is further partitioned into the three tasks $T_{1.1}$, $T_{1.2}$, and $T_{1.3}$. The instances of these tasks are described by two parameters. Specifically, the notation $T_b(i_1, i_2)$, where $b \in \{1.1, 1.2, 1.3\}$, refers to the $i_2$-th instance of task $T_b$ within the instance $T_1(i_1)$.

The nested tasks are constrained by the following constraints, which are also illustrated in Figure 1 (right).

7. $T_{1.1}(i_1, i_2) \prec T_{1.2}(i_1, i_2)$. Instance $T_{1.1}(i_1, i_2)$ must complete the reduction step before instance $T_{1.2}(i_1, i_2)$ can use the new reflections.

8. $T_{1.2}(i_1, i_2) \prec T_{1.3}(i_1, i_2)$. Instance $T_{1.2}(i_1, i_2)$ must complete its use of the buffer for $T$ before instance $T_{1.3}(i_1, i_2)$ overwrites it.

9. $T_{1.3}(i_1, i_2) \prec T_{1.1}(i_1, i_2 + 1)$. Instance $T_{1.3}(i_1, i_2)$ must complete the computation of $T$ before instance $T_{1.1}(i_1, i_2 + 1)$ can use it.

Constraints 7–8 restrict the instances within one iteration, and constraint 9 forces one iteration to end before the next iteration begins. In other words, the instances in the inner loop must be executed in sequence.

The instances are too coarse to be scheduled directly to the threads. Each instance is therefore partitioned into one or more independent atoms, which are the units of sequential computation that the scheduler maps to threads. The constraints are enforced at the task level, while the computations are scheduled at the atom level.

The granularity of the atoms is an important consideration. Fine-grained atoms typically lead to tight schedules that have little idle time overhead. However, fine-grained atoms also lead to large amounts of scheduler overhead and slow kernels. Coarse-grained atoms, on the other hand, lead to less scheduler overhead and faster kernels, but can also lead to idle time overhead.

We use a mix of both fine- and coarse-grained atoms, as illustrated in Figure 2. Instances of the tasks $T_{1.1}$ and $T_{1.3}$ are executed sequentially and thus they each correspond to a single atom. Instances of the tasks $T_{1.2}$ and $T_4$ are decomposed into coarse-grained atoms, i.e., one atom per thread. Instances of the remaining tasks are decomposed into fine-grained atoms. The coarse-grained tasks $T_{1.2}$ and $T_4$ account for 80% of the flops in
Algorithm 3. Thus, the majority of the computations are done by the efficient kernels that are enabled by the coarse-grained atoms.

4.3. Scheduler of stage 1

A suitable scheduler should overlap the sequential reduction step with delayed updates while also avoiding excessive idle time overhead due to the presence of coarse-grained atoms.

Conceptually, the scheduler consists of a centralized priority queue that contains the atoms that are ready for execution. The threads fetch ready atoms from the queue one at a time. The tasks (and consequently their atoms) are prioritized from highest to lowest priority according to the priority list

\[(T_1, 2, T_4, T_{i,1}, T_{i,3}, T_2, T_3).\]  \hspace{1cm} (5)

Specifically, if an atom belonging to task \(T_4\) is ready at the same time as an atom belonging to task \(T_2\), then the \(T_4\)-atom is fetched first.

In reality, the scheduler uses implicit representations for both the priority queue and the task graph, in an attempt to reduce scheduler overhead. In particular, the entire state of the scheduler fits in a few cache lines. Due to the constraints on the tasks, there is at most one ready instance per task at any moment in time. To find the next ready atom, the scheduler examines each ready instance in the order specified by the list (5). The first free atom that is found in a ready instance is fetched, since it has the highest priority.

The scheduler avoids excessive idle time overhead by keeping the threads nearly synchronized in their execution of atoms that have long durations. Note that the two coarse-grained tasks, i.e., \(T_{i,2}\) and \(T_4\), have the highest priority in (5) and that both can not be ready at the same time. Thus, if a thread fetches a coarse-grained atom, then the other threads shortly thereafter fetch the sibling atoms. The lag depends on the duration of a fine-grained atom, which is relatively short by definition.

5. Stage 2: reduction from \(r\)-Hessenberg to Hessenberg form

The input to the second stage is an \(r\)-Hessenberg matrix \(A \in \mathbb{R}^{n \times n}\). The aim is to complete the reduction to Hessenberg form. Algorithms for symmetric band reduction [15, 16, 17] can be adapted to nonsymmetric matrices, e.g., matrices in \(r\)-Hessenberg form.

This section covers some aspects of our recently published parallel algorithm [8]. It has a dynamic adaptive load-balancing scheme that partitions the load into coarse tasks and uses time measurements as feedback to further improve the load balance. One level of look-ahead enables the algorithm to hide a sequential bottleneck by overlapping it with delayed updates. Below, we focus on the aspects that are related to blocking and refer the reader to [8] for details on the parallelization.

Algorithm 4 reduces a matrix from \(r\)-Hessenberg to Hessenberg form using Householder reflections of order \(r\). The columns are reduced from left to right. When column \(j\) is reduced, an \(r \times r\) bulge with fill-in elements appears below the \(r\)-th subdiagonal in the block \(A(j + r + 1:j + 2r, j + 1:j + r)\). A sequence of reductions are applied to reduce the first column of each bulge that appears. This results in a chain of partially reduced
Algorithm 4 Given an upper $r$-Hessenberg matrix $A \in \mathbb{R}^{n \times n}$, this algorithm overwrites $A$ with $H = Q^T AQ$, where $H \in \mathbb{R}^{n \times n}$ is in upper Hessenberg form and $Q \in \mathbb{R}^{n \times n}$ is orthogonal.

1: for $j = 1:n - 2$ do
2: \hspace{1em} $k_1 = 1 + \left\lfloor \frac{n-j}{2} \right\rfloor$
3: \hspace{1em} for $k = 0:k_1 - 1$ do
4: \hspace{2em} $\ell = j + \max\{0,(k-1)r + 1\}$
5: \hspace{2em} $i_1 = j + kr + 1: \min\{j + (k + 1)r, n\}$
6: \hspace{2em} $i_2 = \ell:n$
7: \hspace{2em} $i_3 = 1: \min\{j + (k + 2)r, n\}$
8: \hspace{2em} Reduce $A(i_1, \ell)$ with a Householder reflection $Q_k^j = I - \tau vv^T$
9: \hspace{2em} $A(i_1, i_2) = (Q_k^j)^T A(i_1, i_2)$
10: $A(i_3, i_1) = A(i_3, i_1)Q_k^j$
11: end for
12: end for

bulges that are spaced $r$ elements apart along the $r$-th subdiagonal of $A$. The reduction of the $(j + 1)$-st column can now begin, since the new bulges consume the old ones.

In symmetric band reduction, the bulge-chasing requires only $O(n^2)$ flops and is therefore relatively cheap compared to the $O(n^3)$ cost of accumulating the transformation matrix $Q$ [15].

In the nonsymmetric case, however, the nonzero upper triangular part of $A$ increases the flop count from $O(n^3)$ to $2n^3$. Therefore, the low arithmetic intensity, i.e., the ratio of flops to bytes transferred to/from main memory, of Algorithm 4 makes it too slow to be practical.

A blocked algorithm must delay updates from several consecutive sweeps. A sweep consists of the computations in one complete execution of the inner loop of Algorithm 4 (lines 3–11). It is possible to obtain all of the reflections associated with $q$ consecutive sweeps starting at column $j_1$, i.e., the reflections $Q_k^j$ for $j = j_1:j_1 + q - 1$, by updating entries only inside a band with bandwidth $O(qr)$. Hence, the reflections are obtained using no more than $O(q^2rn)$ flops, which is negligible compared to the $O(qnr^2)$ flops that are associated with the $q$ sweeps.

Figure 3 illustrates which entries are necessary to update in order to construct the reflections $Q_k^j$ associated with the first sweep. The bulges must be generated by applying some of the updates from the right-hand side to $r$ rows (regions 2–9). Moreover, the first column of each bulge must be reduced from the left-hand side (dark). To also obtain the reflections from a second sweep, updates from the right-hand side must be applied to an additional $r$ rows and the updates from the left-hand side must be applied to one additional column.

The remaining updates can be applied first from the right-hand side and then from the left-hand side. The aim is to rearrange the remaining updates from either side so that the arithmetic intensity is increased by a factor close to $q$. Consider the problem of applying the reflections $Q_k^j$ for $j = j_1:j_1 + q - 1$ from the left-hand side to a single block of $c$ columns. Assume for simplicity that there are $k_1$ reflections in each of the sweeps. If the cache is initially empty and emptied explicitly after the updates, then at least

$$qk_1r + 2c(k_1r + q - 1)$$

(6)
Figure 3: Entries updated from the left-hand side (dark) and the right-hand side (light + dark, excluding region 1) during the construction of $Q^1_k$ for $n = 20, r = 4$. The numbers 1–9 show the order in which the updates are applied. The solid outline encloses the nonzeros that remain after the updates have been applied.

entries must be read from or written to main memory. The first term comes from reading the Householder vectors, and the second term comes from reading and writing the block column.

If there is no cache reuse across reflections, then at least

$$qk_1r + 2qk_1rc$$

(7)

entries must be read from or written to main memory. The first term comes from reading the Householder vectors, and the second term comes from reading and writing one block of $rc$ entries per reflection.

Since the number of flops is the same for the best and worst cases, the ratio of the arithmetic intensity in the best case to that in the worst case approaches

$$q \left( \frac{1 + 2c}{q + 2c} \right)$$

(8)

as $k_1$ tends to infinity. In particular, the improvement factor is close to $q$ if $q \ll c$.

The minimum amount of cache memory that is required to attain the lower bound (6) on the amount of memory traffic depends on the order in which the updates are applied. Figure 4 (left) shows the 19 reflections that belong to the first $q = 4$ sweeps of an $n = 20, r = 4$ problem. The dashed edges illustrate the fact that $Q^{-1}_{k-1}$ and $Q^{-1}_{k+1}$ must precede $Q^0_k$. First, consider the order in Figure 4 (left). The reflections are applied one sweep at a time, and therefore $c(k_1r - 1)$ entries must be cached from one sweep to the next in order to attain the lower bound (6). Second, consider the order in Figure 4 (right). The reflections are applied one bulge at a time, and only $c(q - 1)$ entries must be cached from one bulge to the next in order to attain the lower bound (6). Thus, the order in Figure 4 (right) is inherently more effective. Another reason to prefer this order is that it can be used in conjunction with the compact WY representation, as explained in [5, 15].

6. Performance evaluation

Numerical experiments was carried out on one node of the Akka system at HPC2N. Akka consists of 672 interconnected nodes with a total of 5376 processor cores. Each
node consists of two Intel Xeon L5420 quad-core processors with 12 MB of L2 cache. The processors run at 2.5 GHz and they share 16 GB of RAM. A node’s theoretical double precision peak performance is $8 \cdot 2.5 \cdot 2.2 = 80$ Gflop/s. The code was linked to the libraries GotoBLAS2 1.13, LAPACK 3.2.1, ScALAPACK 1.8.0, BLACS 1.1, and OpenMPI 1.4.2.

In order to reduce the impact of system noise, each problem configuration was run twice and we selected the shortest execution time.

We compare our implementation of the two-stage approach with the blocked one-stage Hessenberg reduction algorithms available in LAPACK and ScALAPACK. The LAPACK code was linked against multithreaded BLAS and the ScALAPACK code was linked against sequential BLAS.

The tuning parameters that are explicitly exposed to the user were set as follows. The multithreaded BLAS library and the two-stage implementation used eight threads, i.e., one thread per core. The ScALAPACK code used a distribution block size of $64 \times 64$ and a $2 \times 4$ processor mesh.

The first stage of the two-stage implementation used $r = 12$, $b = 48$, and the fine-grained atoms consisted of 64 rows/columns each. The second stage used $q = 16$ consecutive sweeps (see [8]). The updates from the left-hand (right-hand) side were applied to blocks of 64 columns (32 rows).

The measured speedup with respect to LAPACK for various matrix sizes is reported in Figure 5. The ScALAPACK implementation achieves its highest speedups (1.2–1.5) for matrices that almost fit in the L2 cache. For such small-sized problems, the two-stage implementation is considerably slower than the other implementations. The ScALAPACK routine is somewhat slower than the LAPACK routine for large matrices. We do not have a good explanation for this behaviour.

The two-stage implementation obtains its highest speedups (close to 2.5) for large matrices. The computational kernels that apply the Householder reflections have a strong influence on the overall performance. The fine granularity of the computations would cause a significant per-call overhead if the kernels were based on the BLAS [8]. Therefore, the kernels have been implemented from scratch. Moreover, two versions of the kernels have been written in an attempt to estimate the effect of hardware-specific optimizations. The main version of the kernels is written in portable C with loops that are partially unrolled and then optimized by the compiler. The second version of the kernels is written
Figure 5: Speedup of four implementations of Hessenberg reduction compared to the LAPACK implementation.

Figure 6: Speedup for the second stage and the entire Hessenberg reduction when using the SSE kernels in the second stage instead of the plain C kernels.
in assembler and it uses SIMD instructions from the SSE instruction sets. According to Figure 6, the SSE kernels improve the performance of the second stage in isolation by around 20% and the full reduction by around 10%.

The performance of the individual stages as well as the full reduction are reported in Figure 7. The first stage peaks at around 30 Gflop/s, which is more than twice as fast as the second stage. The performance of the two stages combined peaks at around 22 Gflop/s, which corresponds to 28% of the theoretical peak.

7. Conclusions

The performance of the conventional blocked one-stage Hessenberg reduction algorithm is limited by large matrix–vector multiplications that account for 20% of the total number of flops.

We show that a two-stage approach to Hessenberg reduction can obtain high performance in both stages and thus overcome its 60% increase in the number of flops compared to the one-stage approach.

Experiments on a dual quad-core machine show a performance of 22 Gflop/s, or 28% of the theoretical peak, for the complete Hessenberg reduction. This corresponds to a speedup of 2.5 over the one-stage implementation in LAPACK linked against multithreaded BLAS. The first stage peaks above 30 Gflop/s while the second stage peaks close to 15 Gflop/s.

The results indicate that an implementation for general matrix sizes should use the standard blocked algorithm for small matrices and the blocked two-stage algorithm for large matrices.
7.1. Related work

Recent developments related to the use of hybrid CPU+GPU systems have demonstrated that performing the matrix–vector multiplications as well as most of the matrix–matrix multiplications on a GPU can significantly boost the performance of blocked Hessenberg reduction [18]. Careful design of the algorithm in [18] ensures that the data transfers between the host and GPU memories do not outweigh the potential benefits. Specifically, the CPU and GPU need to be used in tandem instead of using the GPU as an accelerator at the BLAS layer.

So-called *tiled algorithms* or *algorithms-by-tiles* have recently received some attention. They typically use a combination of a blocked data layout with a data-flow driven scheduling of fine-grained tasks, each of which operates on a few small tiles/blocks of the matrix. A fast and scalable tiled algorithm for reduction to r-Hessenberg form, i.e., the first stage, is presented in [19]. The tiled algorithm incrementally reduces the tile rows of each tile column from left to right. The additional flops are compensated for by fine-grained parallelism and an effective memory access pattern.

The two-stage approach is analysed with respect to I/O efficiency in [20]. Sequential algorithms for both stages are proposed. The algorithm for the first stage is analogous to the one presented in this paper. The algorithm for the second stage is different from that in [8]. A chain of bulges are chased inside a sliding computational window. Updates to the off-diagonal entries are delayed and applied efficiently. However, the computational window becomes relatively large even for small increases in arithmetic intensity.

Acknowledgements

This research was conducted using the resources of the High Performance Computing Center North (HPC2N) and was supported by the Swedish Research Council (VR) under grant VR7062571 and by the Swedish Foundation for Strategic Research under grant A3 02:128.

The work is also supported via eSSENCE, a strategic collaborative program in eScience funded by VR and the Swedish Government within the framework of national strategic research areas.

References


